

IC  
CHIP  
100

DIE  
120

FPGA  
110

SCRIBE  
LINE  
REGION  
121




FIG. 1  
(PRIOR ART)





FIG. 2



EMBEDDED  
TEST CIRCUIT  
PMV(1)




FIG. 3




FIG. 4A






FIG. 4B




RAW FEOL DATA

FIG. 5A




FEOL DATA AFTER BEOL EXTRACTION

FIG. 5B



RAW BEOL DATA

FIG. 6A



BEOL DATA AFTER FEOL EXTRACTION

FIG. 6B




FIG. 7